



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office

P.O. Box 1450	Address: COM	IMISSIONE	R FOR PATEN	TS
Alexandria, Virginia 22313-1450 www.uspto.gov	Alexa	ndria, Virginia	22313-1450	

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/788,174	02/15/2001	Kenneth C. Yeager	062986.0174	4017
7:	590 03/04/2	03/04/2004 EXAMINER		INER
Charles S. Fish, Esq.		PUENTE, EMERSON C		
Baker Botts L.I Suite 600	L.P.		ART UNIT	PAPER NUMBER
2001 Ross Ave			2113	1
Dallas, TX 75	5201-2980		DATE MAILED: 03/04/2004	₄ .フ

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	PAG
<i>i</i>			V . V
Office Action Summary	09/788,174	YEAGER ET AL.	
, ome Action Summary	Examiner	Art Unit	
The MAILING DATE of this communicatio	Emerson C Puente	2113	draca
Period for Reply	in appears on the cover sneet w	iui uie correspondence ad	uress
A SHORTENED STATUTORY PERIOD FOR R THE MAILING DATE OF THIS COMMUNICATI - Extensions of time may be available under the provisions of 37 C after SIX (6) MONTHS from the mailing date of this communicati - If the period for reply specified above is less than thirty (30) days - If NO period for reply is specified above, the maximum statutory - Failure to reply within the set or extended period for reply will, by - Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b). Status	ON. FR 1.136(a). In no event, however, may a con. The period will apply and will expire SIX (6) MON a statute, cause the application to become All apply and will expire SIX (6) MON a statute, cause the application to become All apply and will expire SIX (6) MON a statute, cause the application to become All applications and the application to become applications and the applications and th	reply be timely filed ty (30) days will be considered timely ITHS from the mailing date of this co BANDONED (35 U.S.C. § 133).	
1) Responsive to communication(s) filed or	n <u>15 February 2003</u> .		
2a)⊠ This action is FINAL. 2b)□	This action is non-final.		
3) Since this application is in condition for a			e merits is
closed in accordance with the practice u Disposition of Claims	inder <i>Ex parte Quayle</i> , 1935 C.	D. 11, 453 O.G. 213.	
4) Claim(s) is/are pending in the app	olication.		
4a) Of the above claim(s) is/are wit	thdrawn from consideration.		
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1-20</u> is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction a	and/or election requirement.		
Application Papers			
9) The specification is objected to by the Exa	<u></u>		
10) ☐ The drawing(s) filed on is/are: a) ☐			
Applicant may not request that any objection	-, ,	, ,	
11) The proposed drawing correction filed on _ If approved, corrected drawings are required		iisappioved by the Examine	er.
12) The oath or declaration is objected to by the	• •		
Priority under 35 U.S.C. §§ 119 and 120	io Examinor.		
13) Acknowledgment is made of a claim for for	oreian priority under 35 U.S.C.	& 119(a)-(d) or (f)	
a) ☐ All b) ☐ Some * c) ☐ None of:		3 (=) (=) . (.).	
1. Certified copies of the priority docu	ments have been received.		
2. Certified copies of the priority docu	ments have been received in A	pplication No	
 3. Copies of the certified copies of the application from the Internation * See the attached detailed Office action for 	al Bureau (PCT Rule 17.2(a)).		Stage
14)☐ Acknowledgment is made of a claim for do	•		application).
a) The translation of the foreign language			,

U.S. Patent and Trademark Office PTOL-326 (Rev. 04-01)

1) Notice of References Cited (PTO-892)

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)

Attachment(s)

15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

4) Interview Summary (PTO-413) Paper No(s). _____.
5) Notice of Informal Patent Application (PTO-152)
6) Other:

Art Unit: 2113

DETAILED ACTION

This action is made FINAL.

Claims 1-20 have been examined.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. § 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1 and 6-15 are rejected under 35 U.S.C. § 103(a) as being unpatentable over US Patent No. 6,618,775 of Davis in further view of US Patent No. 5,491,793 of Somasundaram et al. referred hereinafter "Somasundaram".

In regards to claim 1, Davis discloses an integrated circuit comprising:

a central processing unit (see column 3 lines 44-47);

a trace recorder operable to capture selective information passed from the central processing unit to the memory immediately prior to and immediately subsequent to a triggering event (see column 8 lines 30-35);

However, Davis fails to disclose:

an instruction cache in communication with the central processing unit;

a data cache in communication with the central processing unit;

Somasundaram discloses "to reduce access time of instruction/data, CPU employs an hierarchical memory architecture. Under such memory architecture, instruction and data from the external memory are first staged respectively into an 32-bit wide instruction cache and a 32-bit wide data cache" (see column 4 lines 45-50).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Davis for the memory to include an instruction cache in



Art Unit: 2113

communication with the central processing unit and a data cache in communication with the central processing unit, such that a trace recorder operable to capture selective information passed from the central processing unit to the instruction and data cache. A person of ordinary skill in the art would have been motivated to make the modification to Davis because Davis discloses memory, and instruction and data cache constitute as memory that reduce access time of accessing instructions and data, as per teaching of Somasundaram.

In regards to claim 6, Davis discloses wherein the trace recorder is operable to inhibit capturing of information (see figure 9 items 912, 944 and column 7 lines 20-67).

In regards to claim 7, Davis discloses wherein the trace recorder is operable to provide captured information to a device external to the integrated circuit (see column 3 lines 48-49).

In regards to claim 8, Davis discloses wherein the trace recorder is operable to store captured data in non consecutive storage locations (see column 4 lines 5-20).

In regards to claim 9, Davis discloses wherein the trace recorder is operable to capture data every Nth operating cycle (see column 7 lines 40-45 and column 8 lines 5-20)

In regards to claim 10, Davis discloses wherein the trace recorder is operable to maintain captured information associated with the first and second triggering event despite the occurrence of a third trigger event (see column 4 lines 10-15, 35-50 and column 8 lines 30-35).

In regards to claim 11, Davis discloses a method of recording trace data in a microprocessor based integrated circuit, comprising:

identifying a triggering event (see column 3 lines 44-47);

capturing information transferred from a central processing unit to a memory (see figure 4 and column 3 lines 44-47)

wherein the information is captured immediately prior to and immediately subsequent to the triggering event (see column 8 lines 30-35);

However, Davis fails to disclose

capturing information transferred from a central processing unit to an associated instruction cache pertaining to the triggering event;

capturing information transferred from a central processing unit to a data cache pertaining to the triggering event.

Art Unit: 2113

Somasundaram discloses "to reduce access time of instruction/data, CPU employs an hierarchical memory architecture. Under such memory architecture, instruction and data from the external memory are first staged respectively into an 32-bit wide instruction cache and a 32-bit wide data cache" (see column 4 lines 45-50)

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Davis for the memory to include an instruction cache and a data cache, such that recording trace data comprises capturing information transferred from a central processing unit to an associated instruction cache pertaining to the triggering event and capturing information transferred from a central processing unit to a data cache pertaining to the triggering event. A person of ordinary skill in the art would have been motivated to make the modification to Davis because Davis discloses memory, and instruction and data cache constitute as memory that reduce access time of accessing instructions and data, as per teaching of Somasundaram.

In regards to claim 12, Davis discloses wherein information pertaining to the triggering event is captured and maintained despite the occurrence of a subsequent triggering event (see column 4 lines 10-15, 35-50 and column 8 lines 30-35).

In regards to claim 13, Davis discloses wherein information is captured in non-consecutive storage locations (see column 4 lines 5-20).

In regards to claim 14, Davis discloses outputting captured information (see column 3 lines 48-49).

In regards to claim 15, Davis discloses wherein information is captured for every Nth cycle associated with the operation of the central processing unit (see column 7 lines 40-45 and column 8 lines 5-20).

Claims 2-5 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Davis in view of Somasundaram and in further view of US Patent No. 5,886,998 of Voith et al. referred hereinafter "Voith".

In regards to claim 2, Davis discloses wherein the trace recorder operable to capture information associated with both a first triggering event and a second triggering event (see column 4 lines 5-15).

Art Unit: 2113

Davis further discloses the trace recorder as circular buffers (see column 4 lines 5-15). Davis, however, fails to explicitly teach wherein the trace recorder is a single memory unit.

Voith discloses circular buffers as a single memory unit, indicating the trace recorder is a single memory unit (see figure 12 and column 10 lines 8-15).

It would have been obvious to one of ordinary skill in the art at the time of the invention wherein the trace recorder is a single memory unit. One of ordinary skill in the art at the time of the invention would have been motivated because Davis discloses the trace recorder as circular buffers, and Voith teaches circulars buffers as a single memory unit (see figure 12 and column 10 lines 8-15).

In regards to claim 3, Davis discloses wherein the trace recorder is operable to maintain captured information prior to and associated with the first triggering event upon occurrence of the second triggering event (see column 4 lines 10-15, 35-50 and column 8 lines 30-35).

In regards to claim 4, Davis discloses wherein the trace recorder is operable to capture information subsequent to and associated with the first triggering event upon the occurrence of the second triggering event (see column 4 lines 10-15, 35-50 and column 8 lines 30-35).

In regards to claim 5, Davis discloses wherein the trace recorder is operable to capture information associated with the second triggering event prior to and subsequent to the second triggering event (see column 8 lines 30-35).

Claims 16-20 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Davis in further view of Somasundaram and Microsoft computer dictionary 3rd ed. referred hereinafter "Microsoft".

In regards to claim 16, Davis discloses a trace recorder for a microprocessor based integrated circuit, comprising:

a memory array operable to capture information passed from a central processing unit to a memory of the integrated circuit (see figure 9 item 910);

a trigger control register operable to initiate information capture (see figure 7 item 750);

a capture control register operable to determine how information is to be captured and maintained (see figure 7 item 770);

Art Unit: 2113

wherein the information is captured immediately prior to and immediately subsequent to the triggering event (see column 8 lines 30-35);

Davis further discloses the use of address counter, which is used to determine where information is to be captured within the memory array (see column 7 lines 39-45).

However, Davis fails to explicitly disclose:

an order map register operable to determine where information is to be captured within the memory array

to capture information passed from a central processing unit to instruction and data caches of the integrated circuit

Microsoft discloses a register as a high-speed memory used to hold data for a particular purpose (see page 402 search term "register").

It would have been obvious to one of ordinary skill in the art at the time the invention was made to include a register with the address counter. A person of ordinary skill in the art would have been motivated because Davis discloses generating address for the lowest RAM address to the high RAM address (see column 7 lines 40-42), and having a register would provide a means to store the current RAM address, thus enabling determining where information is to be captured within the memory address. Furthermore, Davis discloses when a trigger occurs, data is read out form the oldest data to the newest data (see column 8 lines 5-25). A register storing the current value would provide a reference to the oldest data.

Furthermore, Somasundaram discloses "to reduce access time of instruction/data, CPU employs an hierarchical memory architecture. Under such memory architecture, instruction and data from the external memory are first staged respectively into an 32-bit wide instruction cache and a 32-bit wide data cache" (see column 4 lines 45-50)

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Davis for the memory to include an instruction cache and a data cache, such that information is captured from the central processing unit to instruction and data caches of the integrated circuit. A person of ordinary skill in the art would have been motivated to make the modification to Davis because Davis discloses memory, and instruction and data cache reduce access time of accessing instructions and data, as per teaching of Somasundaram.

Art Unit: 2113

In regards to claim 17, Davis discloses an inhibit mask register operable to selectively inhibit capturing of information (see column 5 lines 63-67).

In regards to claim 18, Davis discloses control logic operable to access the memory array according to the trigger control register, the capture control register, and the order map register. (see figure 9 items 920, 960 and 930 and column 7 lines 10-67).

In regards to claim 19, Davis discloses control logic generates memory addresses to the memory array (see figure 9 items 920, 960 and 930 and column 7 lines 10-67).

In regards to claim 20, Davis discloses wherein information associated with the triggering event is maintained in the memory array during capture of information associated with a subsequent triggering event (see column 4 lines 10-15, 35-50 and column 8 lines 30-35).

Response to Arguments

Applicant's arguments filed December 24, 2003 have been fully considered but they are not deemed to be persuasive.

In response to applicant's argument "Independent claims 1 and 11 recited in general the ability to capture information immediately prior to and immediately subsequent to a triggering event......Therefore, Applicant respectfully submits that Claims 1-15 are patentably distinct from the proposed Davis-Somasundarm, et combination" (see top paragraph page 7) and "Independent Claim 16 include a similar limitation discussed above Therefore, Applicant respectfully submits that Claims 16-20 are patentably distinct from the proposed Davis-Somasundarm, et al. – Microsoft Computer Dictionary combination" (see bottom paragraph page 7), examiner respectfully disagrees. Davis discloses the circular buffer could be configured so that trace data is selectively captured before, after, or **around** the occurrence of the triggering event" (see column 8 lines 30-35), thus clearly teaching capture information immediately prior to and immediately subsequent to a triggering event.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Art Unit: 2113

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Emerson C Puente whose telephone number is (703) 305-8012. The examiner can normally be reached on 8-5 M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert W Beausoliel can be reached on (703) 305-9713. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 306-5631.

Emerson Puente

2/29/04

SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2100